

## Implementation of Reversible Wallace Multiplier using Multiplexed Based Full Adder

N.Udaya Kumar<sup>1</sup>, Y.N.V.S.S.S.L.Deepthi<sup>2</sup>, M.Sairam<sup>3</sup>, K Bala Sindhuri<sup>4</sup>

<sup>1</sup> Department of ECE, SRKR Engineering College, Bhimavaram

<sup>2</sup> B.Tech Student, SRKR Engineering College, Bhimavaram

<sup>3</sup> B.Tech Student, SRKR Engineering College, Bhimavaram

<sup>4</sup> Department of ECE, SRKR Engineering College, Bhimavaram

<sup>1</sup> n\_uk2010@yahoo.com , <sup>2</sup> yanamadaladeepthi@gmail.com ,  
<sup>3</sup> majjisairam24@gmail.com , <sup>4</sup> k.b.sindhuri@gmail.com

### Abstract

*Reversible logic circuits are inexorable in quantum computers in which designing area efficient architectures play key role, which decides the cost of the chip. Area efficiency can be achieved by using proper logic optimization technique in reversible logic circuits. In this paper, Reversible Wallace multiplier is designed by using multiplexed based full adder. Implementation of proposed architecture and conventional reversible architecture is carried out on Vivado v2017.2 software. The performance evaluation results show that the modified architecture is area efficient in terms of LUT's*

**Keywords:** Adders, Logic optimization, LUTS, Reversible logic, Wallace multiplier.

### I. INTRODUCTION

Reversible logic circuits are contemplated as feasible means for achieving power efficiency in quantum computer, optical data processing, Nano technology. Reversible logic means its input and output be uniquely retrievable from each other and they have one-to-one mapping between vectors of inputs and outputs[1].

Even though the structure of reversible logic is difficult when compared to irreversible logic circuits, there is a need to reduce power as well as area to decrease the chip cost. The performance evaluation for such a circuitry can be decided by the elements such as gate count, delay ,garbage outputs , constant inputs , quantum cost and the complexity of the hardware. Hence, in order to improve the performance of reversible circuits, there is a need to improve the performance of the above said elements. In present day scenario, there are several multipliers, which are compatible to the reversible logic. From literature Survey, it has been observed that array multiplier, serial multiplier consumes more area, power and also speed is very less. Whereas Wallace multiplier gained importance in performing fast computations[2]-[3]. It has also been studied from literature survey that multiplexer based adders gain importance because of the chip area reduction.

The rest of the paper is structured as follows. Section 2 describes about Preliminaries. Section 3 deals with Reversible Wallace multiplier using modified

reversible multiplexer based full adder. Section 4 deals with the synthesis, simulation results and comparison. Finally, Section 5 concludes the work done.

## 2. Preliminaries

The main gates used for developing reversible architecture are discussed in this section. They are Feynman gate, Toffoli gate, Peres Gate, Fredkin gate, New gate, Syman Gate.

### 2.1 Feynman gate

Feynman gate is also known as Controlled-NOT gate (CNOT). It is a  $2 \times 2$  reversible logic gate. [1]. The equations for realizing Feynman gate are shown in Eq.(1) & Eq.(2).

$$P = A \quad (1)$$

$$Q = A \wedge B \quad (2)$$

Where '^' indicates XOR operation

### 2.2 Toffoli gate

Toffoli gate is also known as Controlled-Controlled NOT gate (CCNOT). It is a  $3 \times 3$  reversible logic. When the third input is logic **0**, the output is **AND** of given two inputs. The equations for realizing Toffoli gate are shown in Eq.(3), Eq.(4) & Eq.(5).

$$P = A \quad (3)$$

$$Q = B \quad (4)$$

$$R = A \wedge B \wedge C \quad (5)$$

### 2.3 Peres gate

The schematic diagram for Reversible Peres gate is shown in Fig.1. Constant inputs are input lines which are always either **0** or **1**. The outputs which are not used are called garbage values. The cost of circuit in terms of cost of primitive gates ( $1 \times 1$  or  $2 \times 2$ ) are referred to as quantum cost. The schematic diagram for quantum realization is shown in Fig.2. Hardware complexity is defined as total number of logic operations in the reversible circuit. The main terms in hardware complexity are  $\alpha$  (2 input XOR gates),  $\beta$  (2 input AND gate),  $\delta$  (NOT gate). Therefore hardware complexity =  $a.\alpha + b.\beta + c.\delta$ , where  $a, b, c$  are number of operations in output expression. For Peres gate input vector  $(I_v) = (A, B, C)$  and output vector  $(O_v) = (P, Q, R)$ . Therefore quantum cost and hardware complexity are **4** and  **$2\alpha + 1\beta$** .




Figure 1.Schematic diagram for Reversible Peres Gate

A,B,C are given as inputs to Reversible Peres gate and P,Q and R as taken as outputs.The functionality can be observed by using the table.I and Eq.(6),Eq.(7) and Eq.(8)

$$P = A \tag{6}$$

$$Q = A \wedge B \tag{7}$$

$$R = AB \wedge C \tag{8}$$





Figure 2.Schematic diagram for Quantum Realization for Reversible Peres Gate

Table .1. Truth table of Reversible Peres Gate

INPUT			OUTPUTS		
A	B	C	P	Q	R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

**2.4.Reversible Full Adder**

It is a 4×4 logic reversible logic. The first two outputs are considered as garbage values which are not used in present adder. Generally the fourth input is given as logic 0. Here the inputs are considered as A,B,C and the outputs as R,S. The schematic diagram and Quantum realization are shown in Fig.3 & Fig.4 respectively.



**Fig.3.Schematic diagram for Reversible Full Adder**




Figure 4.Schematic diagram for Quantum Realization for Reversible Full Adder

### 3.Reversible Wallace Multiplier using Reversible Multiplexed Based Full Adder

In this section a 4×4 Reversible Wallace multiplier of inputs X (X<sub>3</sub>... X<sub>1</sub>X<sub>0</sub>) and Y(Y<sub>3</sub>... Y<sub>1</sub>Y<sub>0</sub>) and output Z(Z<sub>7</sub>... Z<sub>1</sub>Z<sub>0</sub>) is discussed. The 16 partial products (X<sub>3</sub>Y<sub>3</sub>,X<sub>2</sub>Y<sub>3</sub>,...X<sub>1</sub>Y<sub>0</sub>,X<sub>0</sub>Y<sub>0</sub>) are calculated initially. The 3 partial products of same values are fed to reversible full adders, and 2 partial products are fed to peres gates. If any partial products are left they are fed to second stage adders. In second stage left over partial products and sum, carry of first stage are used as inputs. In third stage ripple carry adders are used to produce output Z. The schematic diagram for modified Reversible Wallace multiplier is shown in Fig.5.

#### 3.1 Reversible Multiplexed Based Full Adder(RMBA)

Reversible Multiplexed based Full Adder(RMBA) decreases the time delay and power consumption which are basic parameters in VLSI circuits. It is a 4×4 logic reversible logic .The first two outputs are considered as garbage values which are not used in present adder. Generally the fourth input is given as logic 0. Here the inputs are considered as A,B,C and the outputs are taken as V,W,S,C. The schematic diagram for modified Reversible Multiplexed based Full Adder(RMBA) is shown in Fig.6.




Figure 5. Reversible Wallace Multiplier using Reversible Multiplexed Based Full Adder.




Figure 6. Schematic diagram for Reversible Multiplexed based Full Adder(RMBA)

### 4. Results and Comparisons

Reversible Wallace architecture consists of peres gates and reversible full adders. The conventional and modified reversible Wallace multipliers for 8-bit have been stimulated with different reversible adder logics and the performance analysis is tabulated in Table.2From Table.2, it is observed that area is reduced by 25%,23.17% and 12.19% for RMBA(FA2) when compared to Reversible Wallace, Wallace andReversible Wallace using modifies Full Adder(FN) respectively.Bar diagram shown in Fig.7 represents LUT delay product for different multipliers.Bar diagram represents shown in Fig.8 represents power delay product for different multipliers




Figure 7.Comparison of LUT- Delay Product for different multipliers




Figure 8.Comparison of Power -Delay Product for different multipliers

**.Table 2. Performance Analysis for different multipliers**

Multiplier	LUT	Power (W)	Delay (ns)
Reversible Wallace	103	14.05	7.721
Wallace	101	14.089	10.411
Reversible Wallace using modified Full Adder(FN)[5]	92	14.78	8.734
Reversible Wallace using multiplexed based Full Adder (FA2)	82	14.691	8.299

## 5. Conclusion

Design of Reversible Wallace multiplier using Multiplexer based full adder is carried out in this paper. From the results, it has been concluded that the modified architecture shows better improvement in area when compared to different multiplier configurations. Thus the proposed design is said to be an area efficient architecture .

## Acknowledgement

The authors would like to thank staff and management of SRKR Engineering College for their valuable support.

## References

- [1] EhsanPourAliAkbar<sup>a</sup>, MohammadMosleh<sup>a</sup> “ An Efficient Design for Reversible Wallace Unsigned Multiplier” Theoretical Computer Science. <https://doi.org/10.1016/j.tcs.2018.06.007>
- [2] Kesava, R.B.S., Rao, B.L., Sindhuri, K.B., Kumar, N.U.: Low power and area efficient Wallace tree multiplier using carry select adder with binary to excess-1 converter. In: 2016 Conference on Advances in Signal Processing (CASP), Pune, pp. 248–253 (2016).
- [3] Kumar, M.R., Rao, G.P.: Design and implementation of 32 bit high level Wallace tree multiplier. Int. J. Tech. Res. Appl. 1(4), 86–90 (2013). International Conference, pp. 159– 162 (2015).
- [4] NUKumar, KBSindhuri, U Subbalakshmi, P Kiranmayi, ”Performance Evaluation of Vedic Multiplier Using Multiplexer-Based Adders” Microelectronics, Electromagnetics and Telecommunications, 349-356.
- [5] KAK Maurya, YR Lakshmana, KB Sindhuri, NU Kumar “Design and implementation of 32-bit adders using various full adders” 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), 1-6.