ISSN NO:2236-6124

DESIGN AND DEVELOPMENT OF EFFICIENT LOW ENERGY HETEROGENEOUS APPROXIMATE MULTIPLIER WITH HIGH PERFORMANCE USING IN TREAL TIME EMBEDDED SYSTEMS

[1*]P MAMATHA, V SUNITHA[2]

[12]Assistant Professor,DEPT OF ECE, Sri Indu Institute of Engineering & Technology, Sheriguda, Ibrahimpatnam Mandal, Rangareddy District, Telangana 501510

mamathadokuri@gmail.com

vulpalasunitha479@gmail.com

ABSTRACT:

Approximate multipliers are generally being advised for energy-efficient processing in applications that display a natural resilience to inaccuracy. In this paper, another engineering that connects with accuracy as a structure parameter is introduced where an approximate parallel multiplier utilizing heterogeneous squares is actualized. In view of configuration space investigation, we exhibit that acquainting different building obstructs with actualizing the multiplier as opposed to cloning one building square accomplishes higher exactness results. We indicate trial results as far as accuracy, postponement and power dispersal as measurements and contrast and 3 past approximate structures. Our outcomes demonstrate that the proposed heterogeneous multiplier accomplishes more exact yields than the tried circuits while enhancing execution and power tradeoffs. In light of FA cells executed at the transistor level (TSMC65nm), we built up a few approximate building squares of 8x8 multipliers, and also the different usage of higher request multipliers. These plans are assessed dependent on their power, area, postponement and blunder, and the best structures are recognized.

KEYWORDS

Approximate Computing; Approximate Multiplier; Power-efficiency

I. INTRODUCTION

With the expansion in the measure of data and unpredictability of errands upheld by battery-operated electronic devices, there is a ceaseless for design strategies to monitor power utilization, while achieving the coveted execution. In fact, new ages of embedded systems are designed to process power hungry applications that handle overwhelming remaining burdens. For instance, in cell phones, systems need to process mixed media content, perceive designs, and interact keenly with their condition. This pattern impacts specifically the computing worldview because of the new particular requests in applications which are not really going for an exact numerical outcome; rather, they attempt to achieve an adequate nature of results. In this manner, Digital Signal Processing (DSP) has turned out to be a standout amongst the most attractive themes in the semiconductor business in the previous 30 years. According to past investigations [18], the worldwide piece of the pie of DSP designs surpasses 95% of the aggregate volume of processors sold. An extensive variety of mixed media applications, for example, picture, voice and video processing, data looking, acknowledgment ...and so on are exceedingly tolerant to errors and their nature of administration isn't influenced by a specific measure of exactness misfortune. In [7], creators broke down a benchmark suite of 12 acknowledgment, mining and pursuit applications and found that by and large, 83% of the runtime calculations can tolerate probably some level of approximation. Thus, for this sort of

ISSN NO:2236-6124

utilizations, there is an adjustment in design philosophy towards approximate computing as opposed to the established accurate computing design. Approximate computing depends on the scope of tolerated inaccuracy in the computational procedure to enhance power productivity and execution.

The inescapable, convenient, embedded and portable nature of present age computing systems has prompted an expanding interest for ultra-low power utilization, little impression, and superior. Approximate computing (AC) [1] is an early computing worldview that enables us to achieve these destinations by bargaining the arithmetic accuracy. Numerous systems utilized in areas, similar to sight and sound and enormous data investigation, show intrinsic resilience's to a specific level of inaccuracies in calculation and hence can profit by AC.

Useful approximation [2], in equipment, for the most part manages the design of approximate arithmetic units, for example, adders and multipliers, at various abstraction levels, i.e., transistor, gate, register

II. RELATED WORK

To decrease power utilization of CMOS circuits, a commonly utilized approach is to forcefully scale supply voltage past the ostensible esteem. Notwithstanding, this procedure has considerable negative drawbacks on the nature of administration and prompts a corruption as far as execution. While algorithmic commotion resistance plans [17] are meant to remunerate this corruption, the new circuits as of now have low voltages and are never again permit efficient utilization of this strategy.

Past works proposed lessening combinational circuit unpredictability through approximate computing systems. The fundamental target is to design circuits with the lower number of transistors prompting a decrease in postponement and power consumption. A decrease in circuit multifaceted nature at the transistor level in a viper circuit gives a more imperative decrease in power utilization contrasted with the customary low power design systems [15]. In [16], creators proposed a rationale blend approach to design circuits for actualizing approximate capacities by considering error rate (ER) as metric for accuracy.

As one of the key segments in arithmetic circuits, numerous approximation plans of viper executions were proposed. Portioned adders are executed in [12] – [14] by a few little adders working in parallel where the convey proliferation grouping is truncated into shorter fragments. Another technique for diminishing the basic way deferral and power dispersal of a traditional combinational circuit is by approximating their basic full snake squares [8]– [11].

While adders have been broadly considered, there has been moderately less work in the writing that emphasis on approximate multipliers. In [3], approximate incomplete items are figured dependent on approximate 2 by 2 rudimentary multipliers, while a tree of accurate adders is utilized to accumulate the elementary items. Creators of [4] considered the execution of approximate adders for the last stage expansion in a multiplier design. In [5], creators proposes the error tolerant multiplier (ETM) which recommends part the multiplier into an accurate duplication part for MSBs and a non-accurate augmentation part for LSBs.

These works consider a homogeneous design and depend on a solitary execution of approximate components to manufacture their circuits. In this work, we propose another approximate circuit design procedure in which we consider an arrangement of various snake squares to manufacture a heterogeneous multiplier. We utilize the three approximate executions of full adders proposed by [1] appeared in Figure 1 as conceivable viper usage and investigate the design space to join to an ideal heterogeneous design.



ISSN NO:2236-6124

(a) Logic diagram of InXA1. (b) Transistor circuit diagram of InXA1.



(c) Logic diagram of InXA2. (d) Transistor circuit diagram of InXA2.



(e) Logic diagram of InXA3. (f) Transistor circuit diagram of InXA3.

Fig. 1: The three considered inexact adder cells proposed in [1].

III. PROPOSED METHODOLOGY

The design space for approximate multipliers dependent on various approximate FAs and blowers is very colossal. In any case, it is hard to choose the most reasonable design for a particular application. Figure 1 shows a review of our proposed technique to construct diverse approximate multipliers and contrast their design measurements with select the most appropriate design. It comprises of the accompanying advances: Building a library of elementary approximate FAs using the TSMC65nm technology in Cadence Specters: We use the default transistors of this technology to build 11 approximate FA designs comprising of 5 mirror FAs, 3 XOR/XNOR FAs and 3 inexact FAs.

(1) Building a library of basic approximate FAs utilizing the TSMC65nm innovation in Cadence Specter: We utilize the default transistor of this innovation to assemble 11 approximate FA designs comprising of 5 reflect FAs, 3 XOR/XNOR FAs, and 3 inexact FAs.

(2) Characterization and early space decrease: We perform zone, power, inertness and quality characterizations of various approximate FAs to sift through non-Pareto designs.

(3) Building a library of approximate blowers: We assemble a Cadence library of approximate blowers utilizing the ideal approximate FAs, as suggested by [4].

(4) Building approximate multipliers fundamental squares: Based on approximate FAs and blowers, we design different approximate 8x8 cluster and tree multipliers, separately.

(5) Designing target approximate multipliers: Based on various setups of 8x8 approximate multipliers, the objective multiplier modules are designed and characterized.

With the end goal to assess the productivity of the proposed approximate designs, power utilization and territory, spoken to by the number of transistors utilized, are estimated. Circuit execution is estimated by the greatest deferral between changing the information sources and watching the output(s). Other than these essential design measurements, we likewise measure accuracy utilizing, among others, Error Rate (ER) and Normalized Mean Error Distance (NMED) [8].



Figure 2: Methodology Overview

Multipliers are designed dependent on three distinguished choices: (1) the sort of approximate FA used to build the multiplier, (2) the engineering of the multiplier, and (3) the placement of sub-modules of approximate and exact multipliers in the objective multiplier module.

IV. APPROXIMATE FAS AND COMPRESSORS

Low power approximate paired adders are for the most part built by replacing the accurate FAs with approximate FAs. We think about five approximate mirror adders (AMA1, AMA2, AMA3, AMA4, and AMA5) [4], three approximate XOR/XNOR based full adders (AXA1, AXA2, and AXA3) [5] and three inexact snake cells (InXA1, InXA2 and InXA3) [6].

Table 1: Characteristics of Different Approximate FAs

FA Type	Size (A)	Power(nw) (P)	Delay(ps) (D)	# of Error Cases (E)	PDP(fJ)
Exact FA	28	763.3	244	0	186.25
AMA1 (M1)	20	612	195	2	119.34
AMA2 (M2)	14	561.1	366	2	205.36
AMA3 (M3)	11	558.1	360	3	200.92
AMA4 (M4)	15	587.1	196	3	115.07
AMA5 (m5)	8	412.1	150	4	61.82
AXA1 (X1)	8	676.2	1155	4	781
AXA2 (X2)	6	358.7	838	4	300.59
AXA3 (X3)	8	396.5	1467	2	582
InXA1 (In1)	6	410	740	2	303.4
InXA2 (In2)	8	355.1	832	2	295.44
InXA3 (In3)	6	648	767	2	753.5

Table 1 demonstrates the characteristics of the 11 considered approximate FAs including Size (A), Power utilization (P), Delay (D), number of Erroneous yields (E), which shows the probability of somewhere around one yield (Cout or Sum) being off-base, and Power-Delay-Product (PDP). Every single approximate Fa is Pareto-focuses, i.e.

They provide less area and power consumption compared to the exact design at the cost of compromising accuracy [9]. In [10], AMA5 is considered as a wire with zero area and zero power consumption. However, this is unrealistic as the output of AMA5 has to drive other signals. Thus, we used two buffers instead of two wires to design it. Assuming that the characteristics of approximate FAs are linearly applied to approximate arithmetic circuits, there is

no single approximate FA, which is superior in all aspects. Therefore, we propose to use a fitness function to evaluate FA designs, or any approximate circuit, based on its design metrics.

$$\text{Fitness} = C1 * A + C2 * P + C3 * D + C4 * E \quad (1)$$

Where C1, C2, C3, and C4 are application-subordinate design coefficients inside the range [0, 1] which give weights to particular design measurements for a particular application, e.g., E approaches zero for the exact design, and P is little for low power designs. A negligible wellness esteem is favored since the objective is to limit A, P, D and E. For the rest of this work, we utilize every one of the 11 Pareto-design approximate FAs as rudimentary cells to build approximate exhibit multipliers.

Higher-arrange blowers, e.g., 5-to-3 and 8-to-4 [11], enable us to develop fast tree multipliers. Along these lines, we likewise created approximate FA based blowers, for assessment purposes. Thinking about all alternatives, the aggregate blend of blower settings develops exponentially, e.g., for an 8-to-4 blower, we have O ((# of FA designs) # of FAs in the blower) = O (11)4 = 14641 mixes. In this way, with the end goal to demonstrate the adequacy of designing approximate blowers dependent on approximate FAs, we picked four FAs just, i.e., AMA5, AXA2, InXA1 and AMA3 as clarified in detail in [8]. These chose FAs are utilized to construct approximate high-arrange blowers, which thus can be utilized for designing approximate tree multipliers. A nitty gritty diagram of the characteristics for the picked approximate blowers can be found in [8]. In any case, these chose blowers are not ensured to be ideal. Yet, they display a few enhancements contrasted with the exact designs.

V. MULTIPLIER BASIC BLOCKS

In this area, we utilize the approximate FAs and blowers, portrayed prior, to design 8x8 exhibit and tree-based multipliers, separately. Which will act as our fundamental squares for designing higher-arrange multipliers

5.1 8x8 Array Multiplier

An n-bit exhibit multiplier [12] is made out of n2 AND gates for halfway items age, and n-1 n-bit adders for fractional item accumulation. The design space of an nxn approximate cluster multiplier is very tremendous since it relies upon the kind of FA utilized in the exhibit, and the number of approximate FAs (from 0 to n) utilized in multipler. Thinking about all alternatives, the aggregate mix of multiplier settings develops exponentially O ((# of FAs) MultiplierSize2) = O ((11) n2) = (11)64 for our situation.

We have utilized each of the 11 Pareto approximate FAs, depicted in Section 3, to develop 8x8 approximate exhibit multipliers, in view of just a single FA compose per design to maintain a strategic distance from the exponential development of the design space. With respect to level of approximation, we have utilized two alternatives: I) all FAs are approximate, and ii) FAs that add to the minimum huge half of the resultant bits are approximated with the end goal to keep up acceptable accuracy as prescribed by [4]. Along these lines, we have designed, assessed and thought about 22 distinct alternatives for building 8x8 approximate exhibit multipliers, utilizing the TSMC65nm innovation. Different tables demonstrating the design characteristics for the considered approximate multipliers can be accessed from [8]. The name of the 8x8 exhibit multiplier comprises of two sections. For instance, for the EM1 multiplier, the most noteworthy part depends on an exact (E) snake and the slightest critical part depends on the mirror viper 1 (M1). Completely approximate multipliers have high NMED. The approximate multiplier estimate shows a direct association with the level of approximation. There is no single design that is predominant in all design measurements. In this way, a Pareto-investigation for the enhancements in territory and PDP is appeared for changed proposed designs all through this work

ISSN NO:2236-6124

Figure 2: Area and PDP Reduction of 8x8 Array Multiplier

Figure 2 demonstrates the territory and PDP decrease of 8x8 cluster multipliers. The best designs are situated on the base left corner. M5M5 is a Pareto-design with PDP decrease of 84% and a territory decrease of 65%. The design X3X3 is non-Pareto since it has indistinguishable territory decrease from the M5M5 however with a littler PDP decrease. In any case, we need to think about other error measurements. A few designs, for example, EX1 have expanded PDP because of unnecessary changing activity contrasted with the first design.

5.2 8x8 Tree Multiplier

The design space for approximate 8x8 tree multipliers is additionally very substantial, contingent upon the blower compose and approximation degree. To keep away from the exponential development of the design space, we utilize blowers of a similar sort. Additionally, we utilize two choices for approximation degree: I) all blowers are approximate, and ii) blowers that add to the most minimal critical half of the resultant bits are approximated to keep up an acceptable accuracy. Accordingly, in view of the four shortlisted blowers, clarified in Section 3, we looked at 8 alternatives for approximate 8x8 tree multipliers and the full outcomes are given in [8]. The name of the multiplier comprises of three sections. For instance, CEM1 speaks to a blower based multiplier (C), where the most huge part depends on an exact (E) blower and the slightest huge part is made out of the mirror snake 1 (M1) based blower. There is no single design unrivaled is all measurements, yet a few designs are the best in a few measurements. As delineated in Figure 3, the best designs are on the left base corner, i.e., CM5M5 and CX2X2 are Pareto designs while CEM5 is a non-Pareto design.

VI. HIGHER-ORDER MULTIPLIERS

The 8x8 multiplier essential modules can be utilized to build higher-arrange target multiplier modules. In this paper, we utilize the precedent



Figure 3: Area and PDP Reduction of 8x8 Tree Multiplier



Figure 4: 16x16 Multiplier



Figure 5: Area and PDP Reduction of 16x16 Array Multiplier of designing a 16x16 multiplier to illustrate this procedure. The fractional item tree of the 16x16 increase can be separated into four results of 8x8 modules, which can be executed simultaneously, as appeared in Figure 4. We design 16x16 multipliers with an exact AHxBH multiplier, and with exact MSBs and approximate LSBs for both AHxBL and ALxBH, and completely approximate or approximate LSBs for ALxBL. Some other approximation degree can be discovered dependent on the required accuracy metric.

16x16 Array Multiplier

The reproduction results for 16x16 approximate exhibit multipliers demonstrate high likenesses with the 8x8 rendition. The multiplier name depends on the kind of ALxBL module. Completely approximate designs display the insignificant postponement because of decreased circuit multifaceted nature. For the most part, designs dependent on approximate mirror adders have the least power utilization, because of the end of static power dispersal. Since the design estimate develops directly with the FA measure, completely approximate designs dependent on 6 transistors cells have the littlest territory. As portrayed in Figure 5 for region and PDP decrease, the best designs are on the lower left corner, i.e., 16In1In1 and 16In3In3 are Pareto designs while 16M4M4 is a non-Pareto design.

16x16 Tree Multiplier

The characterization of 16x16 and 8x8 approximate tree multipliers demonstrates high similitude. As to region and PDP decrease, 16CEM5, 16CEIn1, and 16CM5M5 are Pareto designs while 16CEM3 is a non-Pareto design.

APPLICATION

We assess and look at the accuracy of the fabricated approximate multipliers dependent on a picture mixing application, where two pictures are increased pixel-by-pixel. While in past areas, we utilized Cadence Specter to manufacture the circuits and assess their territory, execution and power utilization, for experimentation purposes; here we utilize MATLAB to assess error measurements for a picture processing application. The library of executed cells and multiplier circuits and the consequences of the picture mixing application can be found at https://sourceforge.net/ventures/approximatemultiplier. The signal to clamor proportion (SNR) is utilized to gauge the picture quality for various designs. Figure 7 demonstrates a correlation of the SNR and the level of PDP decrease for various approximate multipliers. Unmistakably, designs on the base left corner, have the most astounding PDP decrease and the best quality (high SNR) [8]. By and large, all multiplier designs have an acceptable SNR (acceptable quality).

CONCLUSIONS

In this paper, we propose a novel heterogeneous engineering that utilizations accuracy as a design parameter. In particular, we construct an approximate parallel multiplier dependent on various approximate executions. After design space investigations we understood that acquainting diverse rudimentary structures with execute the circuit prompts bring down error rates contrasted with the established homogeneous designs. In fact, the proposed design profits by the covering instruments inside rationale components in various cases to constrain the general deviation

from the exact outcomes. Our analyses demonstrate that the used design technique results in an approximate multiplier with higher accuracy and better tradeoffs contrasted and past circuits. The design space of approximate multipliers is observed to be essentially subject to the sort of the approximate FA utilized, the engineering, and the placement of 8x8 sub-modules in the higher-arrange nxn multipliers. The proposed designs are looked at dependent on PDP, region, delay, power, ER and NMED. Different ideal designs have been distinguished regarding the considered design measurements. A picture mixing application is utilized to analyze the proposed multiplier designs as far as SNR and PDP. Our designs demonstrate relative outcomes contrasted with 24 distinctive approximate designs revealed in [[7]. In the future, we intend to investigate the design space of higher-arrange multiplier modules (e.g., 64x64) utilizing the officially thought about measurements and setups. Besides, we additionally plan to assess the likelihood of having blended FAs in the 8x8 multiplier.

REFERENCES

1. J. Han and M. Orshansky, “Approximate computing: An emerging paradigm for energy-efficient design,” in IEEE ETS, 2013, pp. 1–6.
2. P. Kulkarni, P. Gupta, and M. Ercegovac, “Trading accuracy for power with an underdesigned multiplier architecture,” in IEEE VLSI Design, 2011, pp. 346–351.
3. H. Jiang, J. Han, and F. Lombardi, “A comparative review and evaluation of approximate adders,” in ACM GLSVLSI, 2015, pp. 343–348.
4. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, “Low-power digital signal processing using approximate adders,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 1, pp. 124–137, 2013.
5. Z. Yang, A. Jain, J. Liang, J. Han, and F. Lombardi, “Approximate xor/xnor-based adders for inexact computing,” in IEEE Nanotechnology, 2013, pp. 690–693.
6. H. A. F. Almurib, T. N. Kumar, and F. Lombardi, “Inexact designs for approximate low power addition by cell replacement,” in IEEE DATE, 2016, pp. 660–665.
7. H. Jiang, C. Liu, N. Maheshwari, F. Lombardi, and J. Han, “A comparative eval-uation of approximate multipliers,” in IEEE Nanoscale Architectures, 2016, pp. 191–196.
8. M. Masadeh, O. Hasan, and S. Tahar, Comparative Study of Approximate Multi-pliers, Technical Report, ECE Department, Concordia University, Montreal, QC, Canada. http://arxiv.org/abs/1803.06587, 2018.
9. Z. Yang, J. Yang, K. Xing, and G. Yang, “Approximate compressor based multiplier design methodology for error-resilient digital signal processing,” in IEEE ICSIP, 2016, pp. 740–744.
10. S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, and J. Henkel, “Architectural-space exploration of approximate multipliers,” in ACM DAC, 2016, pp. 1–8.
11. Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design and analysis of approximate compressors for multiplication,” IEEE Transactions on Computers, vol. 64, no. 4, pp. 984–994, 2015.
12. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Prentice-Hall, 2002.
13. H. A. F. Almurib, T. N. Kumar and F. Lombardi, ”Inexact designs for approximate low power addition by cell replacement,” DATE Conference, Dresden, 2016, pp. 660-665.
14. Shih-Lien Lu, ”Speeding up processing with approximation circuits,” in Computer, vol. 37, no. 3, pp. 67-73, Mar 2004.
15. P. Kulkarni, P. Gupta, and M. Ercegovac, ”Trading accuracy for power with an underdesigned multiplier architecture,” in 24th IEEE Intl. Conf. on VLSI Design, 2011, pp. 346-351.
16. J. Huang, J. Lach, and G. Robins, ”A methodology for energy-quality tradeoff using imprecise hardware,” in Design Automation ConferenceDAC 2012, pp. 504-509.
17. K. Y. Kyaw, W. L. Goh, and K. S. Yeo,”Low-power high-speed multiplierfor error-tolerant application” in IEEE Intl. Conf. Electron Devices and Solid-State Circuits (EDSSC), 2010, pp. 1-4.
18. P. Kulkarni, P. Gupta and M. Ercegovac, ”Trading Accuracy for Powerwith an Underdesigned Multiplier Architecture,” 2011 24th International Conference on VLSI Design, Chennai, 2011, pp. 346-351.
19. V. K. Chippa et. al. ”Analysis and characterization of inherent application resilience for approximate computing”. In Proc. DAC, 2013.
20. Z. Yang, A. Jain, J. Liang, J. Han, and F. Lombardi. ”ApproximateXOR/XNOR-based adders for inexact computing”. In IEEE-NANO,pages 690-693, 2013.

ISSN NO:2236-6124

AUTHOR DETAILS

Mrs D MAMATHA RECEIVED M.TECH VLSI and Embedded System Design IN FROM THE JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY, HYDERABAD . SINCE 2014, SHE HAS BEEN AN ASSISTANT PROFESSOR IN THE DEPARTMENT OF ELECTRONICS AND COMMUNICATIONS ENGINEERING, SRI INDU COLLEGE OF ENGINEERING AND TECHNOLOGY, HYDERABAD, TELANGANA. SHE TEACHES Electronic Devices and Circuits Switching Theory and Logic Design, SUBJECTS IN THE DEGREE CSE. HER RESEARCH INTERESTS INCLUDE VLSI DESIGN IMAGE PROCESSING, EMBEDDED SYSTEMS.

Mrs V SUNITHA RECEIVED M.TECH IN DIGITAL SYSTEMS AND COMPUTER SYSTEMS FROM THE JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY, HYDERABAD . SINCE 2012, SHE HAS BEEN AN ASSISTANT PROFESSOR IN THE DEPARTMENT OF ELECTRONICS AND COMMUNICATIONS ENGINEERING, SRI INDU COLLEGE OF ENGINEERING AND TECHNOLOGY, HYDERABAD, TELANGANA. SHE TEACHES Electronic Devices and Circuits Switching Theory and Logic Design, SUBJECTS IN THE DEGREE OF ECE. HER RESEARCH INTERESTS INCLUDE IMAGE PROCESSING, EMBEDDED SYSTEMS,VLSI DESIGN